cirno/plan9front
1
0
Fork 0
mirror of git://git.9front.org/plan9front/plan9front synced 2025-01-12 11:10:06 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

usbehci: implement portpower control for rootports

Browse source
This commit is contained in:
cinap_lenrek 2024-12-16 01:52:12 +00:00
parent eff4b93652
commit 5028b882da
1 changed files with 24 additions and 7 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

31
sys/src/9/port/usbehci.c
View file

@ -1639,7 +1639,7 @@ static void
portlend(Ctlr *ctlr, int port, char *ss)
{
Eopio *opio;
ulong s;
int s;
opio = ctlr->opio;
dprint("ehci %#p port %d: %s speed device: no longer owned\n",
@ -1648,6 +1648,27 @@ portlend(Ctlr *ctlr, int port, char *ss)
opio->portsc[port-1] = s | Psowner;
}
static void
portpower(Hci *hp, int port, int on)
{
Ctlr *ctlr;
Eopio *opio;
int s;
ctlr = hp->aux;
opio = ctlr->opio;
eqlock(&ctlr->portlck);
ilock(ctlr);
s = opio->portsc[port-1] & ~(Pschange|Psstatuschg);
if(on)
s |= Pspower;
else
s &= ~Pspower;
opio->portsc[port-1] = s;
iunlock(ctlr);
qunlock(&ctlr->portlck);
}
static void
portenable(Hci *hp, int port, int on)
{
@ -3221,7 +3242,6 @@ init(Hci *hp)
{
Ctlr *ctlr;
Eopio *opio;
int i;
hp->highspeed = 1;
ctlr = hp->aux;
@ -3243,10 +3263,6 @@ init(Hci *hp)
/* route all ports to us */
opio->config = Callmine;
coherence();
for (i = 0; i < hp->nports; i++)
opio->portsc[i] = Pspower;
iunlock(ctlr);
if(ehcidebug > 1)
dump(hp);
@ -3263,8 +3279,9 @@ ehcilinkage(Hci *hp)
hp->epread = epread;
hp->epwrite = epwrite;
hp->seprintep = seprintep;
hp->portenable = portenable;
hp->portpower = portpower;
hp->portreset = portreset;
hp->portenable = portenable;
hp->portstatus = portstatus;
hp->type = "ehci";
}