cirno/plan9port
1
0
Fork 0
mirror of https://github.com/9fans/plan9port.git synced 2025-01-12 11:10:07 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

fix cache bug (Eoghan Sherry)

Browse source
This commit is contained in:
rsc 2006-07-23 02:36:04 +00:00
parent 1cba594e51
commit 981672ae7e
1 changed files with 2 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
src/libventi/cache.c
View file

@ -510,6 +510,7 @@ if(0)fprint(2, "vtblockput: %d: %x %d %d\n", getpid(), b->addr, c->nheap, b->ios
case BioVenti:
/*if(b->addr != NilBlock) print("blockput %d\n", b->addr); */
b->used = c->now++;
/* fall through */
case BioVentiError:
heapins(b);
break;
@ -541,6 +542,7 @@ vtblockwrite(VtBlock *b)
memmove(b->score, score, VtScoreSize);
qlock(&c->lk);
b->addr = NilBlock; /* now on venti */
b->iostate = BioVenti;
h = (u32int)(score[0]|(score[1]<<8)|(score[2]<<16)|(score[3]<<24)) % c->nhash;
b->next = c->hash[h];